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Abstract: The scaling of semiconductor technologies is leading to processors with increasing numbers of cores. A key enabler in 
manycore systems is the use of Networks-on-Chip (NoC) as a global communication mechanism. The adoption of NoCs in manycore 
systems requires a shift in focus from computation to communication, as communication is fast becoming the dominant factor in 
processor performance. In large manycore systems, performance is predicated on the locality of communication. In this work, we 
investigate the performance of three NoC topologies for systems with thousands of processor cores under two types of localised 
traffic models. We present latency and throughput results comparing fat quadtree, concentrated mesh and mesh topologies under 
different degrees of localisation. Our results, obtained using a modified version of the HNOCS NoC simulator and based on the ITRS 
physical data for 2023, show that the type of locality traffic and the degree of localisation significantly affects the NoC performance, 
and that scale-invariant topologies perform worse than flat topologies. 
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1. INTRODUCTION  
With the drive towards exascale computing and the 
resulting need for reduction in power consumption and 
optimization of performance per Watt, a growth in the 
number of cores per chip is to be expected. In addition, if 
the semiconductor industry can maintain scaling 
according to Moore’s law, then next decade’s generation 
of multiprocessor systems on chip will contain hundreds 
to thousands of cores. Such a massively manycore system 
requires high performance interconnections to transfer 
data between the cores on the chip. For manycore 
processors with close to 100 cores such as the Tilera 
Tile64 [1] or the Intel MIC [2], Networks on chip (NoC) 
have become the preferred on-chip communication 
infrastructure. Performance of NoC based manycore 
systems is highly dependent on the traffic patterns and the 
NoC topologies. In manycore systems, communication, 
not computation is the performance-limiting factor. In ten 
years, according to the International Technology 
Roadmap for Semiconductors (ITRS), we can expect that 
a thousand-core CPU can fit into an area of less than 
     and it can consume only a few Watts. A further 
trend is the 3D-stacked memory [3, 4], already the Xeon 
Phi uses this technology and integrates it with the CPU 
using flip-chip. Further integration leading to memory 
stacked on top of the CPU is in active research.  
Consequently, future manycore platforms can 
reasonably be expected to have such essential distributed 
memory architecture. Because of the large difference in 
access time between memory placed on top of a core and 
memory placed a far removed core, a message passing 
style of programming similar to the approach used in 
NUMA architectures and HPC clusters is to be expected. 
In fact, it is likely that users will want to deploy legacy 
MPI code on these novel platforms, because rewriting 
large HPC codebases is a very large effort. However, 
other message-passing approaches such as Erlang [5] 
would be equally suitable for this type of architecture. 
Regardless of the programming language, it is clear that 
there is a need for programming models that exploit 
locality to avoid the long latency of communication 
between remote cores. 
The NoC architecture for such manycore CPUs for 
exascale systems is of particular interest. Besides the 
standard mesh (as used in e.g. the Tilera manycore system 
and the Intel SCC) and the ring topology used in the Intel 
Xeon Phi and the recent Intel Xeons [2], many NoC 
topologies have been proposed and evaluated. Some 
researches aimed to provide improvements on the ring 
topology, such as the Spidergon [6] or our own Quarc [7]; 
some researches aimed to improve on the mesh, e.g. the 
concentrated mesh [8]. There have also been some 
http://dx.doi.org/10.12785/ijcds/050202 
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researches interested in scale-invariant topologies such as 
the quadtree [9].  
Recently, locality-based traffic has been receiving 
increased attention [10,11]. Locality of computation is 
essential to reduce latency and increase performance. As 
the number of cores increases, locality will only become 
more important. Without locality, the amount of 
communication grows with the square of the number of 
cores. As a consequence, applications running on high-
performance compute clusters always display strong 
locality. Moreover, it has long been known that for high 
performance, message-passing applications require 
locality. We contend that a combination of locality-aware 
task placement and a locality-based communication 
topology can greatly improve performance of message-
passing style applications. 
For this particular work we have taken as a starting 
point the common patterns used in Computational Fluid 
Dynamics codes. Most of the run time of e.g. a weather 
simulation is spent in solving differential equations [12]. 
These algorithms make extensive using of stencils for 
neighbour-based interaction, but they also involve whole-
system reductions and this reduction step is often what 
determines the performance. Such reductions are most 
efficiently done using a tree to compute and aggregate 
partial results, rather than by a single process. Thus they 
produce a different type of localised traffic pattern.  
In order to investigate the effect of the topology on the 
performance for similar computational patterns, in this 
paper we propose abstract models of locality with 
different distance metrics, which let us control the degree 
of locality as well as the shape of the local area, and thus 
provides general insights into the suitability of a given 
topology for a given locality-based model. 
The remainder of this paper is organized as follows. In 
Section 2.A we present our locality-based models. In 
Section 2.B we show that our locality-based models are 
related to Rent's rule. In Section 3 we describe the 
topologies used to observe how the locality-based models 
affect their performance. In Section 4 we detail the cost 
model of the topologies, the technology node assumptions 
used in this work, the overheads for a 1024 core chip and 
packet formatting and switching techniques used. In 
Sections 5 we describe evaluation methodologies and 
present results and analysis. We conclude in Section 6. 
2. NON UNIFORM TRAFFIC SCENARIOS BASED ON 
LOCALITY OF COMPUTATION 
A. Hierarchical Model for Locality-based Traffic 
We propose a simple hierarchical model for locality-
based traffic. To model locality, we group the cores of the 
chip and create hierarchical groups to encompass the 
whole system. Using           for the levels of the 
hierarchy, and assuming             with   the 
number of cores, we can express the probability for 
communication across level-  as: 
                        (1) 
 
           
 
The parameter   relates to the locality of the processes 
making up a message-passing based task. It expresses the 
probability that a message has to travel a certain distance 
in the hierarchy. Larger   means lower locality: if 
       , then according to equation (1)     of the 
messages will have a destination outside the first cluster, 
and     of that portion outside the second cluster, etc. 
When      , it means that most of the traffic will be 
sent to the last level cluster. This is worse than a uniform 
traffic where all destinations have equal probability of 
being the destination. 
 In this paper, we use two different instances of this 
locality-based model to evaluate the performance of the 
NoC topologies.  
• In the first model (Group Clustering), we group the 
cores of the chip per four, and create hierarchical groups 
to encompass the whole system, in a scale-invariant 
fashion. In this case            with N the number of 
cores and each level contains    cores. This is a 
generalisation of the reduction traffic. 
• In the second model (Ring Clustering), we group the 
cores of the chip in concentric rings around the sender 
core. In this case the number of cores per level is    as 
long as the rings don't meet the edge. This is a 
generalisation of the nearest-neighbour (stencil) traffic. 
It is interesting to note that our locality-based models 
are actually instances of the hotspot traffic. Hotspot traffic 
is when messages are destined to a specific core with a 
certain probability and are otherwise uniformly 
distributed. According to the hotspot traffic model each 
core first generates a random number. If it is less than a 
predefined threshold, the message is sent to the hotspot 
core. Otherwise, it is sent to other nodes in the network 
with a uniform distribution. Our locality-based models 
perfectly fit this definition. 
B. Relationship To Rent's Rule 
There is a very interesting relationship between the 
  in our locality-based model and the measure for locality 
known as Rent's rule, as extended to NoCs by Greenfield 
et al. in [13]. 
Rent's rule was described in 1971 by Landman and 
Russo as the relation between the number of terminals at 
the boundaries of an electronic circuit and the number of 
internal components, such as logic gates [14]. 
Greenfield et al. [13] argued that network traffic 
follows Rent's rule. In addition, Rent's rule will naturally 
arise in multi- and many-core because just as it is usually 
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undesirable to place two cores on opposite ends of the 
chip and connect them; it is also undesirable to map two 
communicating tasks to tiles at opposite ends. They 
extended the concept of connection locality in circuits to 
communication locality among cores, proposing a 
bandwidth based version of Rent's rule, 
      
where B is the bandwidth sent or received by a cluster of 
  network nodes,   is the average bandwidth per node, 
and           is the Rent's exponent. 
Heirman et al. [15] showed experimentally that many 
parallel applications follow Rent's rule. They analysed a 
variety of popular benchmark applications running on 32 
and 64 cores network. Using a hierarchically partitioning 
algorithm, they showed that the programs follow Rent's 
rule with measured values of the Rent's exponent   
ranging from 0.55 to 0.74 which proves that 
communication is definitely localised. 
As our manycore architecture is NoC-based, all traffic 
is transferred over the NoC. We are then principally 
concerned with the latency and the throughput of our 
message passing communications and hence with the 
latency and bandwidth of our NoC. In our proposed 
architecture, the traffic flowing from level   to level 
      depends on α and the number of cores in the level, 
  . Thus, for each level, the amount of core traffic 
generated is proportional to the          
     
       . Following the derivation in [13], we consider the 
ratio of traffic between to subsequent levels: 
                     
and generalised to   levels: 
                      
  
Following again [13], we define          and 
       and set      , and we obtain exactly the same 
equation as in [13], expressing Rent's rule for bandwidth. 
              
   (2) 
Thus we obtain the very interesting result that the 
traffic bandwidth following from the distribution in 
equation (1) is governed by Rent's rule. In other words, 
our proposed hierarchical approach results in Rent's rule 
for the bandwidth of the generated traffic. 
3. NETWORK TOPOLOGIES 
The network topology describes how routers are 
connected with each other and with the cores. For 
manycore systems, the communication cost is 
increasingly important. The topology has a major impact 
on the scalability and the performance of the network. 
With this motivation, we analyse the network 
performance and communication locality in flat and 
hierarchical topologies. In this section we describe the 
three different types of network topologies namely the 
mesh, the concentrated mesh and the fat quadtree. 
A. Mesh 
The mesh topology has been the most popular NoC 
topology so far and it has been used in most of the recent 
manycore chips such as Intel SCC 48-core [16], TFlops 
80-core [17], Tilera 64-core [1]. It organises the routers in 
a grid, one router per core. Addresses of routers and cores 
can be easily defined as x and y coordinates in mesh. 
Figure 1 shows the layout for mesh for 64 nodes. The 
mesh has a radix (number of ports) of 5. Deadlock is 
avoided by using XY routing which is a deadlock free 
routing algorithm. 
 
Figure 1.  Mesh 
B. Concentrated Mesh 
The concentrated mesh (cmesh) has been introduced 
by [8] to preserve the advantages of a mesh with 
decreased diameter. The number of cores sharing a router 
is called the concentration degree of the network. In this 
work we use degree of 4. Figure 2 shows the layout for 
concentrated mesh for 64 nodes. The concentrated mesh 
topology requires less number of routers resulting in 
reduced hop count and consequently improved latency 
over mesh. It has a radix of 8. The routing is the same as 
in the normal 
mesh. 
 
Figure 2.  Concentrated Mesh 
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Figure 3.  Logical Fat Quadtree Layout 
 
Figure 4.  Physical Fat Quadtree layout 
 
C. Fat Quadtree 
The fat tree connects routers in a tree with the cores 
at the leaves. To avoid congestion towards the root of the 
tree, a fat tree use an increasing number of point-to-point 
links per connection as described in [9]. The number of 
links is multiplied by the tree degree (degree 4 in this 
work) as we move toward the root. A fat quadtree of size 
  is a structure that can be regarded as a rooted 4-ary tree 
of height        . In this way it exactly reflects the 
group clustering model. Figure 3 shows the logical layout 
for a fat quadtree and figure 4 shows the physical layout 
for a fat quadtree for 64 nodes.  The fat quadtree has 
         routers. The advantage of the fat quadtree 
over the mesh is that the communication diameter of a fat 
quadtree is only          compared to   √   for the 
mesh. It uses nearest-common ancestor routing. Packets 
are adaptively routed up to the common ancestor and 
deterministically down to the destination. The fat 
quadtree is deadlock-free. 
4. NOC TOPOLOGIES OVERHEAD 
A. Cost Model 
We present the cost model of the mesh, the 
concentrated mesh and the fat quadtree in terms of link 
complexity, number of routers and buffers. Table 1 shows 
the notations used for the cost model. 
Link Complexity is the total number of links in the 
topology. Note that the mesh and the concentrated mesh 
have two virtual channels while the fat quadtree has no 
virtual channels. In section 4.C, we will compute the wire 
overhead for mesh, concentrated mesh and fat quadtree. 
The number of routers in mesh has the order of      
compared to        in a fat quadtree and        in a 
concentrated mesh.  
TABLE I.  TABLE OF NOTATIONS 
Symbol Description Symbol Description 
N Number cores NL Number of links 
nB Number of buffers NR Number of routers 
nVC 
Number of virtual 
channels 
NB Number of buffers 
 
The total number of buffers in the mesh and the 
concentrated mesh are straight forward as in each router 
there are 5 and 8 ports, respectively. The total number of 
buffers in the fat quadtree is more complex since the 
buffer size is doubling at every level because the wire 
lengths are doubling at every level. Table 2 shows the cost 
model in terms of link complexity, number of routers and 
buffers and the values for 1024 cores. 
TABLE II.  COST MODEL FOR 1024 CORES 
Mesh 
NL  √  √         4094 
NR   1024 
NB         163840 
Fat Quadtree 
NL          5120 
NR 
   
 
 341 
NB         √         √  490624 
Concentrated Mesh 
NL √   
√ 
 
         960 
NR 
 
 
 256 
NB         65536 
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To calculate the wire link overhead, we get the links 
width Linkwidth as in equation (3), where     is the wire 
pitch,         is the number of bits in parallel for one 
packet and           is the number of layers. 
            
       
       
     (3) 
The number of vertical wires in the fat quadtree can be 
obtained using                
              , and for 
the mesh               √  where   is the number of 
cores. Starting from equation (3) and the number of 
vertical wires, we can compute the area overheads as 
follows: 
                                        (4) 
                               (5) 
               
        
         
     (6) 
B. Technology Node Assumptions 
To ensure realistic simulations of the next decade's 
manycore systems, we assume the       process in 2023 
as projected by the International Technology Roadmap for 
Semiconductors. Table 3 lists the physical parameters for 
this technology node from the 2011 ITRS data [18]. We 
used the die size of the 64-core Tile64 from [19] 
(        ) to estimate the core size and scaled it to the 
2023 node. From ITRS the chip size at production in 2013 
was 140 mm
2
 so it is less than the estimated core size by a 
factor of 3.1 (          ). In 2023, the chip will 
contain      more cores than today’s chip. 
Consequently, the chip size in 2023 with nearly 1280 
(       ) cores will be approximately            
         . Hence, the area of one core is       
             . This area corresponds to dimensions 
of about              . The width of one core is 
thus       and the wire delay can be estimated at 
                          . 
 
 
 
 
 
 
 
 
 
TABLE III.  TECHNOLOGY PARAMETERS FOR 10NM CMOS (2023) 
BASED ON ITRS 2011 
Year 2013 2023 
Chip size at production 140 mm2 111 mm2 
Global wire delay 1 ns/mm 33.8 ns/mm 
Estimated core size 6.8 mm2 0.3 mm2 
Estimated wire delay 2.6 ns 17.5 ns 
 
C. Overheads for a 1024-core chip, 10nm (2023) ITRS 
node 
In terms of buffer space overhead, the mesh will 
require       of storage per core, the concentrated mesh 
will require     while the fat quadtree will require 
      . Although the total number of buffers is a lot 
more in fat quadtree than mesh, it is only a very small 
fraction to the total size of the chip, e.g. just the per-core 
L2 cache on the 60-core Xeon Phi is already      . 
With the above assumptions, the area of a        
SRAM buffer would be       of the estimated core size 
(memory density           ).  
In terms of wire overhead, our cost model shows that 
the wire area overhead for the fat quadtree would be 
     of the estimated chip size for a 1024-core chip 
(wire pitch      ). 
These results are very important as they indicate that 
for this type of manycore architecture, the NoC overhead 
is negligible, which means that the choice of the NoC can 
be based solely on performance. 
D. Packet Format and Switching 
In this work, we use an edge case of wormhole 
switching which uses only a single flit, and is 
consequently identical to virtual cut-through and store-
and-forward, but with a single-flit. This has an advantage 
over the wormhole switching with more flits per packet 
because it will not block the routers along the packet 
path. Lee et al. [20] argued that widening the flit size will 
increase the network on chip performance and it is cost 
effective. In addition, in a modern chip wires are cheap.  
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Figure 5.   Group Clustering (α=1: no locality, α=0: total locality) 
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Figure 4.   Group Clustering  (α=1: no locality, α=0: total locality) Figure 6.   Ring Clustering (α=1: no locality, α=0: total locality) 
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Hence, we assume 256-bit wide flits, with a 10-bit 
address field for both the source and the destination. 
Using store-and-forward does not require the 2-bit 
markers for the flit type therefore the overhead is 
                . By comparison, for the 
wormhole switching with 4 flits per packet as used in 
[20], the overhead is                            
     . 
The average packet latency of the system improves 
when reducing the number of flits per packet. The fat 
quadtree with single-flit packets performs     to     
better compared to 4 flits per packet under high locality 
traffic          . The reason is when more flits are in a 
packet more routers will be occupied by one packet 
which leads to increased latency. This effect is very clear 
in the fat quadtree topology and the gain in performance 
compensates for the    increased overhead for store-
and-forward.  
5. EVALUATION AND DISCUSSION 
We simulated the different topologies on 1024-core 
chip (placed in a regular 32 32 grid) using HNOCS 
(Heterogeneous Network-on-Chip Simulator) package, 
which is an open source NoC simulator [21] based on 
OMNeT++ [22]. OMNeT++ is an extensible, modular, 
open source component based C++ simulation library and 
framework, primarily aimed at building network 
simulators. The original HNOCS uses a mesh topology 
with wormhole switching with virtual channels and credit 
based flow control. It uses XY routing algorithm. We 
extended HNOCS with the concentrated mesh and fat  
 
 
quadtree topologies and their routing algorithms, as well 
as our locality-based traffic distributions.  
Furthermore, we modified the switching system to accept 
single flit packets, in other words we added store-and-
forward functionality. 
In the simulation, all cores generate traffic at the same 
time. A core will generate the next flit only if the flit in 
the source queue was sent; hence there will be no dropped 
flits. 
TABLE IV.  SIMULATION PARAMETERS 
Topology Mesh CMesh Fat quadtree 
Virtual channels 2 2 0 
Wire delay (ns) 17.5 35 
         
           
Flit size (bytes) 32 
Buffer size (flits/VC) 16 
Channel datarate (Gb/s) 128 
 
We model the process-to-process communication 
using Poisson-distributed traffic because it typically offers 
a good estimate on the average performance of networks 
and it has been widely used in the evaluation of 
interconnection networks. The packet length is one flit 
and the flit size is 32 Bytes. The channel data rate is 128 
Gbps. Two virtual channels are used for the mesh and the 
concentrated mesh while for the fat quadtree one physical 
channel is used for the lowest-level links and it quadruples 
at each level to simulate a fat quadtree. Hence, the fat 
quadtree has no virtual channels. The buffer size in the 
router is 16 flits per virtual channel for the mesh and 16 
Figure 7.   locality-based models (α=1: no locality, α=0: total locality) 
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flits per physical channel in the fat quadtree. The wire 
delay is proportional to the distance between the routers 
so in the fat quadtree it doubles at each level. The 
destination was selected using different degrees of 
localisation for each model. Table 4 summarises the 
simulation parameters used in our simulations. 
We evaluated the performance of the three topologies: 
mesh, concentrated mesh and fat quadtree as a function of 
the transmission rate, the localisation degree   in two 
different locality-based models: group clustering and ring 
clustering. When        , it means there is no locality 
traffic, and when       the traffic is fully local. Figures 
5,6 and 7 show the results of our experiments in terms of 
latency and throughput.  
For group clustering, the results show that the mesh 
has lower latencies when the degree of localisation is low 
          while fat quadtree has lower latencies 
when the degree of localisation is high           . 
This indicates that the mesh will perform better when the 
traffic is uniformed and more distributed, however, the fat 
quadtree will perform better when the traffic is localised. 
It is known that the fat quadtree does not scale well, 
however, when locality is introduced it scales as figure 7 
clearly show how the fat quadtree latencies improve when 
the degree of locality increases.  
The concentrated mesh has low latencies when the 
traffic is highly localised traffic            similar 
to the latencies in the fat quadtree. This is because the 
concentrated mesh has four nodes for each router similar 
to the first level of the fat quadtree. The concentrated 
mesh has low latencies in low localised traffic        
   similar to the latencies in the mesh. This is because the 
concentrated mesh has similar structure to the mesh. 
However, the concentrated mesh congests faster than 
mesh because it has less links.  
In terms of throughput, we observe that in nearly all 
the cases the throughput increases rapidly as the 
transmission rate increases. In case of low locality 
          the throughput is lower because in these 
cases the latencies were high and they are congested. For 
high locality           , the throughput is nearly 
identical in all topologies. 
Overall the concentrated mesh performs best in group 
clustering. One might expect the fat quadtree to perform 
better as the group clustering matches its topology. 
However, the layout of the fat quadtree results in fewer 
hops but longer paths, and in the 10 nm CMOS process 
for the 2023 node the wire delay is dominant (30   worse 
than for the 2013 node).  
For ring clustering, the mesh and the concentrated 
mesh have nearly similar latencies and they perform better 
than the fat quadtree. The fat quadtree has very high 
latencies as it congest fast. This is because in most cases 
the fat quadtree have fewer hop counts but longer paths 
with higher delays and it does not perform well when 
communicating with neighbouring nodes that do not have 
the same parent. In terms of throughput, the fat quadtree 
has lower throughput compared to the mesh and the 
concentrated mesh which have nearly identical 
throughput. 
Overall, group clustering results in lower latencies 
than ring clustering; this is an important result for the 
placement of neighbours in stencil computations. 
6. CONCLUSIONS 
We have investigated the overhead and performance 
of flat (the mesh, the concentrated mesh) and scale-
invariant (the fat quadtree) NoC topologies for future 
manycore systems with thousands of cores under group 
clustering and ring clustering localisation models. We 
show that the overhead of the NoC on a thousand-core 
system in 10 nm CMOS is negligible for all three 
topologies. We show that the degree of locality and the 
clustering model strongly affects the performance of the 
network. Scale-invariant topologies such as the fat 
quadtree perform worse than flat ones (esp. the 
concentrated mesh) because the reduced hop count is 
outweighed by the longer path delays, as a consequence of 
the high wire delay in the 10 nm CMOS process. Our 
results clearly show the importance of traffic localisation 
for very large manycore systems. 
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